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Abstract
mul t ip le -va lued log ic - in -memory  VLSI wi th  f as t  re-
p rogrammab i l i t y  i s  p roposed  to  rea l i ze  t rans fe r -bo t t le -
neck-free VLSI systems. A basic component, in which a
dynamic storage function and a multiple-valued thresh-
old-literal function are merged, can be simply imple-
mented by charge addition and charge storage with a
DRAM-cell-based circuit structure. Any logic circuits
with multiple-valued inputs and binary outputs can be
realized by the combination of the basic components and
logic-value conversion. As a typical example, a fully
parallel magnitude comparator between three-valued in-
put and stored words is designed by using the proposed
logic-in-memory VLSI architecture. Its performance is
super io r  to  tha t  o f  a  co r respond ing  b ina ry  imp lemen-
tation by using HSPICE simulation under a 0.5 - pm
CMOS technology.
1. Introduction
Due to rapid technology scaling, technology gener-
ations in the deep submicron regime give us the capa-
bility to realize a giga-scaled system-on-a-chip, while
accelerating the evolution of chip density causes a com-
munication bottleneck between memories and logic mod-
ules [1],[2].  A 1o ic  m  memory structure, where storageg’ -’ -
functions are distributed over a logic-circuit plane, is
one of the key technologies to solve the above intercon-
nection problems [3].  A circuit-level multiple-valued
logic-in-memory VLSI architecture using floating-gate
MOS transistors or ferroelectric devices has been pro-
posed to realize highly parallel VLSI systems with a
single-instruction multiple-data stream such as content-
addressable memories [4]-[7].  However, it has been dif-
ficult to solve the trade-off between fast reprogramma-
bility and non-volatility without special devices except
MOS transistors.
In this paper, a new multiple-valued logic-in-memory
VLSI is proposed to realize high-performance combina-
tional circuits with multiple-valued external and stored
inputs. One of the basic components in the proposed
logic-in-memory VLSI is a ‘functional pass gate’ which
is used to perform a one-digit multiple-valued threshold
operation [8]  and a pass-switch function together with
a dynamic data storage. A DRAM-cell circuit struc-
ture [9],[10]  is embedded in the functional pass gate so
that multiple-valued data can be dynamically stored
by charge. Since the addition of charge is realized by
using capacitor coupling, a multi-level threshold oper-
ation between external input data and stored data can
be performed by using the combination of a capaci-
tor and a floating-gate MOS transistor whose threshold
voltage is programmable.
As a result, the use of charge addition and charge
storage due to a DRAM-cell circuit structure makes the
functional pass gate compact. In addition to a thresh-
old literal, three other basic operations, such as AND
(series connection of functional pass gates), OR (paral-
lel connection of functional pass gates), and logic-value
conversion are used to design arbitrary switching func-
tions.
As a typical example of the proposed logic-in-memory
VLSI, an n-digit three-valued magnitude comparator
is realized. The use of the functional pass gate makes
it possible to perform threshold operations in word-
parallel and digit-parallel schemes with 4(2n  - 1) tran-
sistors. The refresh operation for stored data has been
performed in digit-parallel and word-serial schemes by
using multi-level sense amplifiers, whose circuit struc-
ture is almost same as [8].  As a result, it is demon-
strated by HSPICE simulation under a 0.5-pm  CMOS
technology that the performance of the proposed circuit
is about 3.5-times  faster than that of a corresponding
binary implementation.
2. Model of a multiple-valued logic-in-
memory VLSI
Figure 1 shows a general structure of a combina-
tional logic circuit. It has two kinds of R-valued in-
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Fig. 1: Combinational logic-circuit model.
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Fig. 2: Schematic of a functional pass gate. (a) Truth table, (b)
Threshold literal To(z),  and (c) Block diagram of Ty(z).
puts, S (n-digit external inputs) and B (n-digit inter-
nal (stored) inputs), and binary outputs, 2  (m-bit
externaloutputs), where sj,bj E {O,l,...,R-1}(1  <
j < n)  and zi  E (0,  l}(  1 < i  <  m). In the following
description, this type of a combinational logic circuit
model is discussed.
2.1 Basic components
In the proposed multiple-valued logic-in-memory VLSI
architecture, an R-valued-input binary-output logic func-
tion is represented by using four kinds of basic opera-
tions, AND, OR, a threshold literal and a logic-value
conversion (LVC)
A threshold literal is a logic function with two vari-
ables x and y, which is defined as
where x E {O,l,...,R-1) and y E {-l,O;..,R-1).
For example, Figure 2(a) shows the truth table of the
three-valued threshold literal and Figure 2(b) shows
T,(x).  The transistor Ml is a pass gate as shown in
Fig. 3: General structure.
Figure 2(c), whose function is represented as
if TY(x)  = 1
otherwise (2)
where the symbol 4 is a high impedance state of Ml.
An LVC is the permutation of a multiple-valued in-
put, where an R-valued input is transformed into an
arbitrary R-valued output. The LVC of the input s
is represented as p(s) =< po,  pi, , p~-i  > and its
output x is defined as
PO ifs=0
Pl ifs=1
x =  P(S) =1: :p~-l ifs=R-1 (3)
where pi E {-l,O;..,R-  l},x,s  E {O,l,...,R-  l}.
An arbitrary combinational logic circuit with two R-
valued inputs s and b, and a binary output z is designed
by using threshold literals, pass-switch functions and
LVCs.  Figure 3 shows a general structure of a logic cir-
cuit with two three-valued inputs and a binary output.
In this structure, a stored input b is transformed into
three inputs, yi, yz  and ys,  which are distributed over
three storage elements in TL(yi),  TL(ya)  and TL(ys),
respectively. An external input s is also transformed
into x2  by using PO(S).  The three threshold operations
between xi  and yi  are performed by TL(yi).  Conse-
quently, the output z is represented as
where A  and V indicate AND and OR operations, re-
spectively. AND and OR operations are realized by us-
ing series and parallel connections of pass transistors,
respectively.
Figure 4 shows a design example of logic circuit
shown in Figure 3, where its specification is given by
Figure 4 (a). Whe n the storage input b is fixed to a
logic value “0”) the output z is represented as shown
in Figure 4 (b), where three threshold literals TY1  (xi),
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Fig. 4: Design example. (a) Specification, (b) Relationship be-
tween s and b when b = 0, and (c) Combination of threshold
liter&.
TY2(xa)  and TY3  (~3) are given as shown in Figure 4(c).
According to the condition of b = 0, yi, yz  and ys
are set to -1,l  and 1 by three LVCs, pi(b),  pa(b)  and
py(b).  As with b = 0, yi, yz  and ys which correspond
to b = 1 or b = 2 are determined by LVCs as shown
in Figure 4(c). C oncequently, the conbinational  logic
circuit which realize Figure 4(a) is designed by three
threshold literals and three LVCs  which is defined as
yl  =pl(b)  =  <  -l,O,O>
ya  =pa(b)  =  <  1,0,-l  >
~3 =ps(b)  = < 1,2,2 >,
respect ively .
2.2 Design of a functional pass gate
The threshold literal To(z)  whose threshold voltage
is fixed to a logic value “0” is realized by using a single
floating-gate MOS transistor. Since TY  (x)  in Eq.( 1) can
be rewritten as
Ty(z)  = To(x  - Y), (5)
a functional pass gate can be designed by using four
components, an R-valued storage function, the sub-
traction (X - y), the threshold literal TO(X  - y) and
a pass-switch function as shown in Figure 5(a). An R-
valued storage function and the subtraction (X - y) is
realized by charge storage and charge addition, respec-
tively, with a DRAM-cell-based circuit structure. The
(4
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Fig. 5: Functional pass gate. (a) Block diagram, and (b) Circuit
diagram.
threshold literal TO(X  - y) can be merged into a pass-
switch function by using a single floating-gate MOS
transistor. Consequently, a functional pass gate is de-
signed as shown in Figure 5(b). It consists of a floating-
gate MOS transistor Ml, two access transistors, Ma  and
Ms and a capacitor Cs.
The transistor Ma  is turned ON by driving the word
line WL after the bit line BLi  is driven by V,.  Then,
VA is determined as
VA = cs QSco + cs K - co + cs (6)
where Co  is the stray capacitance between the substrate
and the point A, and the voltage V, corresponds to Z.
The electronic charge Qs  is represented as
Qs = Cs.V, (7)
where the voltage V, corresponds to y. In the case of
Co  << CS, Eq.(B)  is approximately described as
VA r vz-vy. (8)
Now, assume that V, and V, are represented as
v, = Vth  +  (x +  0.5)AV (9)
v, = (Y +  1PV (10)
where AV  is a unit voltage, I I : = (0,  1, , R - l}  and
y = {-l,O,  ..  , R - l}.  Then, VA is given as
VA r &h  +  (x - y - 0.5)AV, (11)
by substituting Eqs.(S)  and (10) into Eq.(8).  Conse-
quently, it is clear in Eq.( 11) that the basic operations
of a function pass gate can be performed by using the
proposed circuit as shown in Figure 5(b).
It is obvious that VA is always greater than or equal
to GND because of eliminating the drain junction leak-
age at the point A. Therefore, V, must be greater than
or equal to V,. That is, the relationship between Vth
and AV  must satisfy the following equation:
Vth > av,
R - O . 5  - (12)
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Table 1: Relationship between logic values and voltage levels.
Logic value: x IQllj2
lnPutvoltaw:V~ 1 2.4V 1 3.2V  1 4.W
p-10&2Logic value: y
Stored voltage: Vy O.OV 0.8V  1.6V  2.4V
Vth+Vy  (Vth=Z.Ov)  2.OV 2.8V 3.6V  4.4V
For example, V,  and V,  are given by Table 1 in the case
of Vth  = 2.OV.  The initial threshold voltage Vth  can be
established by using an ion implantation technique[ll].
3. Read/write operations in the refresh
cycle
It is important to realize read/write operations as
the refresh cycle in the presented DRAM-cell-based
hardware. In the following subsection, the basic be-
havior of the read/write operations and its HSPICE
simulation are discussed.
3.1 Basic behavior
A three-valued stored data in each functional pass
gate is updated in the refresh cycle, where a four-level
sensing and a restore operation are required as read/write
operations. Figure 6 shows the four-level sense ampli-
fier which consists of two sense amplifier, SAl  and SA2,
and three reference capacitor, CRF~  and two CRF~.
BLi  is divided into BL~A  and BLOB which correspond
to BLi  of Section-A and Section-B, respectively. Sim-
ilarly, BLa  is also divided into BL~A  and BLas.
The read operation includes four steps, the pre-charge
scheme, the data read scheme and two sensing schemes
as shown Figure 7. In the precharge scheme, 4s  is set
high, and BLi  and BLa  are precharged  to the half level
of maximum-&, Vhf.  When the voltage level of V,  is
given by Table 1, Vhf becomes 1.2V. In the data read
scheme, WL is selected and Ma  is turned ON. When the
charge stored on Cs is transferred to BLi,  the voltage
on BLi  is represented as
vBLIA  = vBLIB = vhf  + CAV(y  - l/2) (13)
C = cs
3CB $ CS
where y E {-l,O,  1,2}, CB is the parasitic capacitance
on the bit line and VBL~~  and VBL~~  are the voltage on
BL~A  and BL~A, respectively. Then, 4s is set to GND
and BL~A  and BLOB are isolated. In the first sensing
scheme, SAl  is activated, and VBL~~  is sensed using
BLIA BLZA
Fig. 6: Multi-level sense amplifier.
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Fig. 7: Timing diagram of a read operation.
Vhf.  Then, 41  is set to high and the capacitor CRF~  is
connected to BL~A. CRF~  is charged to maximum-&
or GND depending on the voltage level VBL~~,  where
CRF~  and CRF~  are represented as
CRFI = 2/9' CS, and CRF~  = l/9 Cs, (14)
respectively.
In the second sensing scheme, 41  is set to GND and
42  is set to high. The charge on CRF~  generates the
second reference voltage, VREF~ or VREFY,  on BLOB
which is represented as
VREFi = Vhf+ cD2~~cs &Li - vkf)(15)
= vhf  Ik cav.
Figure 8 shows the relationship between the voltage
on BLi  corresponding to the stored charge on CS and
each reference voltage VREF~. Then, SA2 is activated
and  VBL~~ is sensed using VREF~ or VREFY and VBL~*
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Vhf+W,i!.CA V-  -  -  -  -  - y2+4v -.
VREFZ=V~~+CA  V~_______________________________________.................
Vhf+ld.CAV ,’----------------$-------------------  yl=l,j.v  .-
- . . . . . . . . . . . . . . . . . . . . . . . . . ( VREFIZqg
Vhf--3/2.CA  V VREF~=VM-CA  V
Fig. 8: Relationship between the voltage on BL1 after the data
read scheme and the reference voltage VREFt.
Table 2: Stored data transition after sensing.
tF$ppJ
AV=O.8OV
becomes maximum-& or GND depending on the stored
data. Consequently, the four-level stored charge on CB
is sensed by using two sense amplifier, SAl  and SA2
with time-sharing sensing scheme. The restore opera-
tion is performed by using the charge-sharing restore
scheme[ll]. VBL,~  and VBL,~  after sensing scheme is
represented as Table 2 depending on the stored data.
The capacitance ratio between Section-A and Section-
B is two. Therefore, the charge on the BL1  of Section-A
and Section-B are combined after & is set high, and
the restore level is generated, where the restore level is
represented as
VBL = VBLIS + $?LIA - VBLIS). (16)
3.2 HSPICE simulation
Figure 9 shows the simulation result of the thresh-
old operation and read/write operations when I I : =  1
and y = 0. In the threshold operation, 3.2V  corre-
sponding to I I : = 1 is supplied to BL1.  In this situation,
floating-gate-MOS transistor is turned ON and ML is
discharged because I I : is greater than y. The stored volt-
age on CS is retained during the threshold operation.
In the read/write operation, the stored voltage is read
out to the BL1 of Section-A and Section-B. Then, SAl
is activated, and ~~~~~  falls to GND. After first sens-
ing scheme, the reference capacitor CREF~  is charged
by VBLu, and the reference level VREF~  for SA2 is
generated on VBL,~. Simultaneously, SA2 is activated,
Threshold Read Restore
operation Operation Operation
i* ._..._..._..  +i
I I
k _..._..._..._..._...____________________.-...-...-.  A .._..._..._.  +i
I I I
I i I I I I
40 60 60 1 0 0 1 2 0 1 4 0 16(
Time[nsec]
Fig. 9: Simulation result.
and  VBL~~ rises up to maximum-&  Finally, BLl~  and
BLOB are connected, and the restore level AV,  0.8OV
is generated on BL1.
4. Design example
Figure 10 shows an overall structure of a magnitude
comparator with two kinds of three-valued input words,
S(an n-digit external input word) and Bi(an  ith w
digit stored input word), and generates a binary output
word, Z(m-bit  output) as its comparison result. In the
case of three-valued encoding, an input word S and the
ith stored word Bi  are expressed as
(18)
where sj  and bij(l  < j < n)  indicate the jth digits of
S and Bi, respectively, and sj,  bij  E (0,  1,2}.  s1 and
bil  are the most significant digits, and s, and bi, are
the least significant digits, respectively. The magnitude
comparison between S and Bi  is defined as
G(S,  Bi)  = :,
if S > Bi
otherwise .
The ith binary output zi  E 2  is equal to G(S,  Bi)
In the following subsection, a hardware algorithm of
the magnitude comparison, and its circuit design are
discussed.
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Write driver
Fig. 10: Overall structure of the three-valued magnitude com-
parator.
b,” 0 1 2Bi0 0 1 11 0 0 1
l2lololol
Fig. 11: Truth tables of g3  (s,,  btJ)  and ge:,  (s,,  btJ)
4.1 Hardware algorithm
The magnitude comparison G(S,  Bi)  is represented
by two kinds of threshold operations for each digit. One
is the greater-than search operation, gj,  and the other
is the greater-than or equal-to search operation, gej,
between sj  and bij. These operations are defined as
gj(sj,bij) = :,
{
if sj  > bij
otherwise (20)
gej(q,bij)  =
if sj  > bij
otherwise . (21)
For example, let’s consider the magnitude comparison
between three-valued three-digit words, S and B as
x=pg(q)  = <0,1,2> (24)
y=pg(bij)  = <0,1,2> (25)
where p,(s) and p,(b) are LVCs for sj  and bij, respec-
tively. Similarly, LVCs  corresponding to gej (sj,  bij) are
defined as
s = (SlSQ3)  = (211) x=pge(sj)  = <0,1,2> (26)
B = (blbab3)  = (210). y=pge(bij)  =  <  -l,O,l  >, (27)
If B is greater than S, then one of the following condi-
tions:
(a) $71 = 1
(b) gel  Agz = 1
(c) gel  A ge2  A g3 = 1
must be at least satisfied. In this example, the above
condition (c) is satisfied because of (si  = bl),  (sa = ba)
and (SY  < b3).
In general, the magnitude comparison between n-
digit words can be represented by using gj  and gej as
G(S,  &)  = gl  V  (gel  A  a) V  (gel A gez  A 93)
where pge (s)  and  pge (b) are LVCs  for sj  and bij, respec-
tively. Therefore, one LVC is required for the one-digit
magnitude comparator. Two binary logic operations,
AND and OR, can be easily realized by parallel and se-
ries connections of functional pass gates. Consequently,
a word circuit for the n-digit magnitude comparison
circuit is shown in Figure 12, and one-digit magnitude
comparator consists of two functional pass gates which
correspond to gj and gej,  respectively. By the use of
the proposed circuit, a magnitude comparison between
an input word S and stored word Bi is performed in a
word-parallel and a digit-parallel fashions without de-
pending on the number of words.
Fig. 12: Word circuit for an n-digit magnitude comparison
V  ( g e l  A  gez  A  A  ge,-1  A  gn). (22)
where symbol V and A  indicate binary logic operations,
OR and AND, respectively. Eq.(24)  is also transformed
into
G(S,  Bi)  = gl V gel  A (ga  v gez  A (.
...(sn-l  Vge,-1  Vgn)  . ..)). (23)
Therefore, G(S,  Bi) can be designed by using four op-
erations, gj,  gej,  AND and OR.
4.2 Design of an n-digit magnitude comparator
An n-digit magnitude comparator given by Eq.(23)
can be designed by using the proposed logic-in-memory
VLAI architecture. The truth tables of gj(sj,  bij) and
gej (sj , bij) are represented by Figure 11. The function
of gj(sj,  bij) is realized by using functional pass gates
and LVCs which are defined as
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Table 3: Comparison of S-bit magnitude comparators
Processing time
/step 8nsec Gnsec 18nsec
Transistors wunts
hvord 80 20 44
No. of
Execution steps 8 6 1
Execution time 1 64nsec 1 36nsec 1 18nsec
4.3 Evaluation of a S-bit magnitude comparator.
To evaluate the performance of the proposed multiple-
valued login-in-memory VLSI, we compare the proposed
three-valued magnitude comparator with those using
a typical binary CAM[12].  Table 3 summarizes the
comparison of these magnitude comparator under a
0.5 - urn  CMOS technology. In the proposed magni-
tude comparator, a magnitude comparison is executed
in digit-parallel and word-parallel fashions, so that, the
number of its execution step becomes only one, which
is independent of its word length. The use of a digit-
parallel comparison scheme together with a new cir-
cuit technology makes it possible to design a high-speed
magnitude comparator with less transistor counts. In
fact, the execution speed of the proposed magnitude
comparator is about 3.5-times  faster than those of a
binary CAM-based implementation and digit-parallel
implement  ation.
5. Conclusion
A multiple-valued logic-in-memory VLSI, with fast
reprogrammability has been proposed by using DRAM-
cell-based threshold-literal circuits. By the use of linear
summation between input and stored values, a two-
variable threshold operation is attributed to a one-
variable multiple-valued one, which can be realized by
using a single floating-gate MOS transistor. Moreover,
the voltage-mode linear summation can be realized by a
single capacitor due to a capacitor-coupling technique,
which makes the proposed threshold-literal circuit com-
pact. As a typical example, a fully parallel magnitude
comparator has also designed, and its execution time
and transistor counts have been reduced to 55 percent
and 28 percent, respectively, in comparison with those
corresponding to the binary implementation.
As a future prospect, it is also important to utilize
the logic-in-memory VLSI architecture with fast repro-
grammability in the application to fine-grain fully par-
allel VLSI processors such as stereo-vision VLSI pro-
cessors.
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